Acts as a memory mapped I/O barrier for platforms that queue writes to I/O space. This ensures that subsequent writes to I/O space arrive after all previous writes. For most ia64 platforms, this is a simple a chipset register to ensure ordering.
On SN2, we wait for the PIO_WRITE_STATUS SHub register to clear. See PV 871084 for details about the WAR about zero value.