PCI_CACHELINE_SIZE
Section: ()
Updated: 06 October 2005
Index
Return to Main Contents
NAME
pci_cacheline_size - determine cacheline size for PCI devices
SYNOPSIS
"SYNOPSIS"
unsigned long pci_cacheline_size ( void);
ARGUMENTS
- void
-
no arguments
DESCRIPTION
We want to use the line-size of the outer-most cache. We assume
that this line-size is the same for all CPUs.
Code mostly taken from arch/ia64/kernel/palinfo.c:cache_info.
RETURNS
An appropriate -ERRNO error value on eror, or zero for success.
Index
- NAME
-
- SYNOPSIS
-
- ARGUMENTS
-
- DESCRIPTION
-
- RETURNS
-
This document was created by
man2html,
using the manual pages.
Time: 07:07:21 GMT, October 06, 2005