.\" This manpage has been automatically generated by docbook2man 
.\" from a DocBook document.  This tool can be found at:
.\" <http://shell.ipoline.com/~elmert/comp/docbook2X/> 
.\" Please send any bug reports, improvements, comments, patches, 
.\" etc. to Steve Cheng <steve@ggi-project.org>.
.TH "IOREMAP_NOCACHE" "9" "09 October 2005" "" ""

.SH NAME
ioremap_nocache \- map bus memory into CPU space
.SH SYNOPSIS
"SYNOPSIS"
.sp
\fB
.sp
void __iomem * ioremap_nocache  (unsigned long \fIphys_addr\fB, unsigned long \fIsize\fB);
\fR
.SH "ARGUMENTS"
.TP
\fB\fIphys_addr\fB\fR
-- undescribed --
.TP
\fB\fIsize\fB\fR
size of the resource to map
.SH "DESCRIPTION"
.PP
ioremap_nocache performs a platform specific sequence of operations to
make bus memory CPU accessible via the readb/readw/readl/writeb/
writew/writel functions and the other mmio helpers. The returned
address is not guaranteed to be usable directly as a virtual
address. 
.PP
This version of ioremap ensures that the memory is marked uncachable
on the CPU as well as honouring existing caching rules from things like
the PCI bus. Note that there are other caches and buffers on many 
busses. In particular driver authors should read up on PCI writes
.PP
It's useful if some control registers are in such an area and
.SH "WRITE COMBINING OR READ CACHING IS NOT DESIRABLE"
.PP
.PP
Must be freed with iounmap.